Gaya APA

Design Recipes for FPGAs Using Verilog and VHDL. (2016). London: Elsevier.

Gaya MLA

Design Recipes for FPGAs Using Verilog and VHDL. Second. London: Elsevier, 2016. Text.